

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.nspto.gov

A	PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
	10/022,123	12/13/2001	Sifen Luo	US 010624	2515	
	75	90 04/04/2003				
	Corporate Pate	ent Counsel		EXAMI	EXAMINER	
. •	U.S. Philips Con 580 White Plant	is Road		NGUYEN,	LINH V	
	Tarrytown, NY 10591			ART UNIT	PAPER NUMBER	
				2819		
				DATE MAILED: 04/04/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

				_
		Application No.	pplicant(s)	
		10/022,123	LUO ET AL.	•
	Office Action Summary	Examiner	Art Unit	
		Linh V Nguyen	2819	
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover sheet with	the correspondence addr	ess
THE N - Exter after - If the - If NO - Failui - Any r	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a represent of the reply is specified above, the maximum statutory period reto reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailing dispatent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply ly within the statutory minimum of thirty (3) will apply and will expire SIX (6) MONTHS e, cause the application to become ABANI	be timely filed O) days will be considered timely. From the mailing date of this common to the comm	nunication.
1)🖂	Responsive to communication(s) filed on 29	March 2002 .		
2a) <u></u> ☐	This action is FINAL . 2b)⊠ Ti	his action is non-final.		
3) 🗌	Since this application is in condition for allow closed in accordance with the practice under on of Claims			merits is
· _	Claim(s) <u>1-26</u> is/are pending in the application	n		
	4a) Of the above claim(s) is/are withdra			
	Claim(s) is/are allowed.	Will from consideration.		
<u> </u>	Claim(s) <u>1-22</u> is/are rejected.			
	Claim(s) <u>23-26</u> is/are objected to.			
·	Claim(s) are subject to restriction and/o	or election requirement.		
•	on Papers	·		
9)[] 7	The specification is objected to by the Examine	er.		
10)⊠ 7	The drawing(s) filed on <u>04 April 2002</u> is/are: a)	☑ accepted or b)☐ objected to	by the Examiner.	
	Applicant may not request that any objection to the	ne drawing(s) be held in abeyance	e. See 37 CFR 1.85(a).	
11) 🔲 🏾	The proposed drawing correction filed on	_ is: a)☐ approved b)☐ disa	pproved by the Examiner.	
	If approved, corrected drawings are required in re	• •		
12) 🔲 T	The oath or declaration is objected to by the Ex	kaminer.		
•	nder 35 U.S.C. §§ 119 and 120			
•	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. § 1	19(a)-(d) or (f).	
a)[☐ All b)☐ Some * c)☐ None of:			
	1. Certified copies of the priority document	ts have been received.		
	2. Certified copies of the priority document	ts have been received in Appl	ication No	
	 Copies of the certified copies of the prio application from the International Bute the attached detailed Office action for a list 	ıreau (PCT Rule 17.2(a)).		age
14) 🗌 A	cknowledgment is made of a claim for domest	ic priority under 35 U.S.C. § 1	19(e) (to a provisional ap	oplication).
	☐ The translation of the foreign language process	• •		
Attachment	· ·	. ,		•
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) Notice of Infor	mary (PTO-413) Paper No(s). mal Patent Application (PTO-1	

Application/Control Number: 10/022,123

Art Unit: 2819

DETAILED ACTION

Claim Rejections - 35 USC § 102

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

1. Claims 1-4, 7-8, 11- 14, and 18 – 22, are rejected under 35 U.S.C. 102(e) as being anticipated by Dening U.S. patent No. 6,333,677.

Regarding to claim 1, Fig. 7 disclose an RF power amplifier circuit comprising: sensing a collector current in an input stage transistor (112); feeding a current equal or proportional to said input stage transistor collector current (collector current 112) to an output stage bias circuit (118) to boost the bias of an output stage (106 collector output); wherein the input stage transistor is operated in a class AB mode (Col. 8 line 9), and said output stage is fed through a matching network (224).

Regarding to claim 2, wherein the input stage transistor collector current is sensed and fed to the output stage bias circuit via a current mirror (112, 114, Col. 5 lines 55 – 65).

Application/Control Number: 10/022,123

Art Unit: 2819

Regarding to claim 3, wherein one transistor comprising said current mirror is connected in series with a transistor that itself forms a second current mirror with the input stage transistor (110, 112, 114).

Regarding to claim 4, wherein the amplifier circuit comprises plural bipolar junction transistors (Fig. 7)).

Regarding to claim 7, Fig. 7 Dening discloses transistor circuit, comprising: an input stage (RF In); an output stage with a biasing circuit (106 collector current); and a current mirror (112), which senses an input signal current and feeds a current proportional to said input signal current to an output stage biasing circuit (118).

Regarding to claim 8, wherein said current mirror includes at least one BJT (110).

Regarding to claim 11, Fig. 7 Dening discloses method boosting the output stage bias of an amplifier circuit, comprising: sensing an input signal (112); and boosting an output stage bias (114) with a current equal or proportional to the input signal

Regarding to claim 12 where the input signal is an RF signal (102) .

Regarding to claim 13, where the input signal is sensed by a current mirror (112).

Regarding to claim 14, wherein a collector current of an input stage BJT is mirrored by the current mirror and fed into an output stage biasing circuit (110,112, 114).

Regarding to claim 18. Fig. 7 Dening discloses a sub-circuit (110), to be used in an amplification circuit, comprising: an input sensor (112), arranged to sense an input signal to the amplification circuit, and an output stage booster (112), arranged to boost a bias of an output stage of the amplification circuit in proportion to said input signal.

Application/Control Number: 10/022,123

Art Unit: 2819

Regarding to claim 19, where the input signal is an RF signal (102).

Regarding to claim 20, where the input sensor is a current mirror (112).

Regarding to claim 21. (New) Fig. 7 Dening discloses bias boosting sub-circuit (110) for a multi-stage power amplifier circuit, said multistage power amplifier comprising at least an input stage and an output stage, said sub-circuit comprising: two matched BJTs in a first current mirror (106,112, 114), wherein the first current mirror (114) senses a collector current of an amplifying transistor (112) in the input stage, and feeds an equal or proportional current to a bias circuit (110) of the output stage (106 collector).

Regarding to claim 22, wherein one of the transistors of the first current mirror is connected in series with a third transistor (106, 112, 114)), said third transistor itself forming a second current mirror with the input stage amplifying transistor.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 5, 6, 9, 10, and 15 17, are rejected under 35 U.S.C. 103(a) as being unpatentable over Dening
- Fig. 7 Dening as applied to claims, 7, and 13 above disclose every aspect of applicant's claimed invention except for amplifier circuit having field effect transistors

Art Unit: 2819

(FET). However using FET in RF amplifier circuit is a well known art and conventional, one of ordinary skill in the art, furthermore, would have expected Application's invention to perform equally well with BJT amplifier circuit of Dening because applicant's specification and figures of this application do not teach or show any structures related to claimed invention, and provides an advantage is used for particular purpose, or solves a stated problem. Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was mad to modify BJT amplifier circuit to FET amplifier circuit.

Allowable Subject Matter

4. Claims 23 – 27 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh Van Nguyen whose telephone number is (703) 305-1934. The examiner can normally be reached from 8:30 – 5:00 Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Michael Tokar can be reached at (703) 305-3493. The fax phone numbers for the organization where this application or proceeding is assigned

Art Unit: 2819

are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

LVN

April 1, 2003

Michael Tokar Supervisory Patent Examiner Technology Center 2800